Microchip AT91SAM7S128D-AU, 32 bit ARM, AT91SAM Microcontroller, 55 MHz, 128kB FLASH, 64-Pin LQFP

Image representative of range

Bulk discount available

Subtotal (1 unit)*

$16.28

(exc. VAT)

$18.72

(inc. VAT)

Add to Basket
Select or type quantity
In Stock
  • Plus 474 unit(s) shipping from 15 December 2025
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units
Per unit
1 - 39$16.28
40 - 79$15.87
80 +$15.66

*price indicative

Packaging Options:
RS Stock No.:
177-3606
Mfr. Part No.:
AT91SAM7S128D-AU
Brand:
Microchip
Find similar products by selecting one or more attributes.
Select all

Brand

Microchip

Product Type

Microcontroller

Series

AT91SAM

Package Type

LQFP

Mount Type

Surface

Pin Count

64

Device Core

ARM

Data Bus Width

32bit

Program Memory Size

128kB

Interface Type

SPI, UART, USART, USB

Maximum Clock Frequency

55MHz

RAM Size

128kB

Maximum Supply Voltage

3.6V

Minimum Operating Temperature

-40°C

Maximum Operating Temperature

85°C

Number of Programmable I/Os

32

Width

10 mm

Height

1.45mm

Length

10mm

Standards/Approvals

No

Minimum Supply Voltage

3V

Program Memory Type

FLASH

ADCs

8 x 10 Bit

Number of Timers

3

Automotive Standard

No

Instruction Set Architecture

RISC

COO (Country of Origin):
TW
Microchip's ARM®-based SAM7S128 is a member of the SAM7S series of flash microcontrollers based on the 32-bit ARM7TDMI RISC processor. It operates at a maximum speed of 55MHz and features 128KB of flash memory and 32KB of SRAM. The peripheral set includes a Full Speed USB device and PHY at 12Mbps, UART, two USARTs, TWI (I2C), SPI, SSC,PWM timers, three 16-bit timers, RTT, 8x10-bit ADC, 32 IO lines. It achieves single-cycle instruction access from embedded flash at 27 MIPS. The multi-layer bus matrix, multiple SRAM banks, PDC, and DMA support parallel tasks and maximize data throughput.The SAM7S128 operates from 1.65V to 3.6V and is available in 64-pin LQFP and QFN packages.

Microcontroller Features

Core

ARM7TDMI® ARM® Thumb® Processor 32-bit RISC Architecture

High-density 16-bit Instruction Set

EmbeddedICE™ In-circuit Emulation, Debug Communication Channel Support

Memories

128Kb, Organized in 512 Pages of 256 Bytes (Single Plane)

32Kb embedded SRAM, Single-cycle

Related links